"A 28-nm RRAM/SRAM Collaborative CIM Accelerator Supporting ..."

Chen Mu et al. (2025)

> Home

Details and statistics

DOI: 10.1109/JSSC.2025.3577335

access: closed

type: Journal Article

metadata version: 2025-10-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/MuHJLZCZZYLC25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MuHJLZCZZYLC25
Chen Mu, Zhirui Huang, Hao Jiang, Jie Liao, Yuliang Zhou, Liang Chen, Yechu Zhang, Haozhe Zhu, Jianguo Yang, Qi Liu, Chixiao Chen:
A 28-nm RRAM/SRAM Collaborative CIM Accelerator Supporting RRAM-Endurance-Latency Awareness for Edge Fine-Tuning. IEEE J. Solid State Circuits 60(10): 3626-3638 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.