"A dual-mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D converter in a ..."

Krishnaswamy Nagaraj et al. (2000)

> Home

Details and statistics

DOI: 10.1109/4.890289

access: closed

type: Journal Article

metadata version: 2023-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NagarajMWCPCV00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NagarajMWCPCV00
Krishnaswamy Nagaraj, David A. Martin, Mark A. Wolfe, Ranjan Chattopadhyay, Shanthi Pavan, Jason Cancio, T. R. Viswanathan:
A dual-mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D converter in a 0.25-μm digital CMOS process. IEEE J. Solid State Circuits 35(12): 1760-1768 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.