"A 3.3-V 12-b 50-MS/s A/D converter in 0.6-μm CMOS with over 80-dB SFDR."

Hui Pan et al. (2000)

> Home

Details and statistics

DOI: 10.1109/4.890290

access: closed

type: Journal Article

metadata version: 2023-11-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/PanSCCA00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/PanSCCA00
Hui Pan, Masahiro Segami, Michael Choi, Jing Cao, Asad A. Abidi:
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-μm CMOS with over 80-dB SFDR. IEEE J. Solid State Circuits 35(12): 1769-1780 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.