"A 0.003 mm2 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With ..."

Jen-Huan Tsai et al. (2015)

> Home

Details and statistics

DOI: 10.1109/JSSC.2015.2413850

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TsaiWYLCHHCL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TsaiWYLCHHCL15
Jen-Huan Tsai, Hui-Huan Wang, Yang-Chi Yen, Chang-Ming Lai, Yen-Ju Chen, Po-Chiun Huang, Ping-Hsuan Hsieh, Hsin Chen, Chao-Cheng Lee:
A 0.003 mm² 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching. IEEE J. Solid State Circuits 50(6): 1382-1398 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.