![](https://dblp.dagstuhl.de/img/logo.ua.320x120.png)
![](https://dblp.dagstuhl.de/img/dropdown.dark.16x16.png)
![](https://dblp.dagstuhl.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
"A high-speed small-area pixel 16 × 16 ISFET array design ..."
Ling Yang et al. (2018)
- Ling Yang, Xuelian Zhang, Qiang Zhang, Manqing Tan, Yude Yu:
A high-speed small-area pixel 16 × 16 ISFET array design using 0.35-μm CMOS process. Microelectron. J. 79: 107-112 (2018)
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.