"Area Time Trade-Offs in Micro-Grain VLSI Array Architectures."

Raminder Singh Bajwa, Robert Michael Owens, Mary Jane Irwin (1994)

> Home

Details and statistics

DOI: 10.1109/12.324538

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/BajwaOI94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/BajwaOI94
Raminder Singh Bajwa, Robert Michael Owens, Mary Jane Irwin:
Area Time Trade-Offs in Micro-Grain VLSI Array Architectures. IEEE Trans. Computers 43(10): 1121-1128 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.