"A Cost-Effective Latency-Aware Memory Bus for Symmetric Multiprocessor ..."

Jongsun Kim et al. (2008)

Details and statistics

DOI: 10.1109/TC.2008.96

access: closed

type: Journal Article

metadata version: 2019-09-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics