"Reducing Transistor Count in CMOS Logic Design Through Clustering and ..."

Anup Kumar Biswas, Dimitri Kagaris (2025)

> Home

Details and statistics

DOI: 10.1109/TCAD.2025.3538492

access: closed

type: Journal Article

metadata version: 2025-08-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/BiswasK25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/BiswasK25
Anup Kumar Biswas, Dimitri Kagaris:
Reducing Transistor Count in CMOS Logic Design Through Clustering and Library-Independent Multiple-Output Logic Synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 44(8): 3046-3059 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.