"Low-Power BIST With a Smoother and Scan-Chain Reorder Under Optimal ..."

Nan-Cheng Lai, Sying-Jyan Wang, Y.-H. Fu (2006)

> Home

Details and statistics

DOI: 10.1109/TCAD.2006.870861

access: closed

type: Journal Article

metadata version: 2022-11-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/LaiWF06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LaiWF06
Nan-Cheng Lai, Sying-Jyan Wang, Y.-H. Fu:
Low-Power BIST With a Smoother and Scan-Chain Reorder Under Optimal Cluster Size. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(11): 2586-2594 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.