"Early evaluation for performance enhancement in phased logic."

Robert B. Reese et al. (2005)

> Home

Details and statistics

DOI: 10.1109/TCAD.2005.844084

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ReeseTTH05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ReeseTTH05
Robert B. Reese, Mitchell A. Thornton, Cherrice Traver, David Hemmendinger:
Early evaluation for performance enhancement in phased logic. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(4): 532-550 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.