"SDPR: Improving Latency and Bandwidth in On-Chip Interconnect Through ..."

Yoon Seok Yang et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TCAD.2016.2570428

access: closed

type: Journal Article

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/YangDCG18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/YangDCG18
Yoon Seok Yang, Hrishikesh Deshpande, Gwan Choi, Paul V. Gratz:
SDPR: Improving Latency and Bandwidth in On-Chip Interconnect Through Simultaneous Dual-Path Routing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(3): 545-558 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.