"Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language ..."

Jingchen Zhu et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCAD.2025.3566297

access: closed

type: Journal Article

metadata version: 2025-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhuXCWZSCCJWLHCWLS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhuXCWZSCCJWLHCWLS25
Jingchen Zhu, Chenhao Xue, Yiqi Chen, Zhao Wang, Chen Zhang, Yu Shen, Yifan Chen, Zekang Cheng, Yu Jiang, Tianqi Wang, Yibo Lin, Wei Hu, Bin Cui, Runsheng Wang, Yun Liang, Guangyu Sun:
Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 44(12): 4793-4806 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.