"A clock and data recovery circuit with programmable multi-level phase ..."

Dae Hyun Kwon, Young-Seok Park, Woo-Young Choi (2015)

> Home

Details and statistics

DOI: 10.1109/TCSI.2015.2415180

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/KwonPC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/KwonPC15
Dae Hyun Kwon, Young-Seok Park, Woo-Young Choi:
A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(6): 1472-1480 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.