"Design and Analysis of a Type-II Sampling PLL With Automatic Frequency and ..."

Jian Yang et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCSI.2025.3529018

access: closed

type: Journal Article

metadata version: 2025-10-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/YangXMLYMMP25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/YangXMLYMMP25
Jian Yang, Tailong Xu, Xi Meng, Zhenghao Li, Jun Yin, Rui Paulo Martins, Pui-In Mak, Quan Pan:
Design and Analysis of a Type-II Sampling PLL With Automatic Frequency and Phase Calibrations Achieving 0.62-μs Locking Time. IEEE Trans. Circuits Syst. I Regul. Pap. 72(9): 4584-4596 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.