"98-dB SNDR Multi-Residue Two-Step Incremental ADC With Two-Capacitor SAR."

Faraz Adin et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCSII.2025.3552742

access: closed

type: Journal Article

metadata version: 2025-09-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/AdinWSSHT25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/AdinWSSHT25
Faraz Adin, Hanyu Wang, Lukang Shi, Rajiv Singh, Erhan Hancioglu, Gabor C. Temes:
98-dB SNDR Multi-Residue Two-Step Incremental ADC With Two-Capacitor SAR. IEEE Trans. Circuits Syst. II Express Briefs 72(8): 988-992 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.