"A 1.58 pJ/b 9 G bps Reference-Less Clock and Data Recovery Circuit With ..."

Jongchan An et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCSII.2025.3577785

access: closed

type: Journal Article

metadata version: 2025-08-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/AnYACJS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/AnYACJS25
Jongchan An, Seung-Myeong Yu, Gwangmyeong An, Songi Cheon, Hyunsu Jang, Junyoung Song:
A 1.58 pJ/b 9 G bps Reference-Less Clock and Data Recovery Circuit With Sigma Range Detector. IEEE Trans. Circuits Syst. II Express Briefs 72(7): 888-892 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.