"A 0.013 mm² 3.2-ns Input Range 10-Bit Cyclic Time-to-Digital ..."

Xin Lu et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSII.2024.3367177

access: closed

type: Journal Article

metadata version: 2024-08-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/LuWWXLMML24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/LuWWXLMML24
Xin Lu, Jiangchao Wu, Zhao Wang, Yifei Xiang, Liyuan Liu, Pui-In Mak, Rui Paulo Martins, Man-Kay Law:
A 0.013 mm² 3.2-ns Input Range 10-Bit Cyclic Time-to-Digital Converter Using Gated Ring Oscillator With Phase Domain Reset in 65-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 71(8): 3635-3639 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.