"200-MHz Single-Ended 6T 1-kb SRAM With 0.2313 pJ Energy/Access Using 40-nm ..."

Chua-Chin Wang, Chien-Ping Kuo (2021)

> Home

Details and statistics

DOI: 10.1109/TCSII.2021.3091973

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/WangK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/WangK21
Chua-Chin Wang, Chien-Ping Kuo:
200-MHz Single-Ended 6T 1-kb SRAM With 0.2313 pJ Energy/Access Using 40-nm CMOS Logic Process. IEEE Trans. Circuits Syst. II Express Briefs 68(9): 3163-3166 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.