"A Single-Ended Low Power 16-nm FinFET 6T SRAM Design With PDP Reduction ..."

Chua-Chin Wang, Ralph Gerard B. Sangalang, I-Ting Tseng (2021)

> Home

Details and statistics

DOI: 10.1109/TCSII.2021.3123676

access: closed

type: Journal Article

metadata version: 2021-12-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/WangST21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/WangST21
Chua-Chin Wang, Ralph Gerard B. Sangalang, I-Ting Tseng:
A Single-Ended Low Power 16-nm FinFET 6T SRAM Design With PDP Reduction Circuit. IEEE Trans. Circuits Syst. II Express Briefs 68(12): 3478-3482 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.