"Analysis and Design of a Type-II Reference-Sampling PLL Using ..."

Tailong Xu et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCSII.2025.3526921

access: closed

type: Journal Article

metadata version: 2025-09-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/XuLMZPYYFHMM25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/XuLMZPYYFHMM25
Tailong Xu, Haoran Li, Xi Meng, Xiangxun Zhan, Yatao Peng, Jun Yin, Shiheng Yang, Chao Fan, Zhixiang Huang, Rui Paulo Martins, Pui-In Mak:
Analysis and Design of a Type-II Reference-Sampling PLL Using Gain-Boosting Phase Detector With Sampling Capacitor Reduction. IEEE Trans. Circuits Syst. II Express Briefs 72(3): 439-443 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.