


default search action
"Time-sensitivity-aware shared cache architecture for multi-core embedded ..."
Myoungjun Lee, Soontae Kim (2019)
- Myoungjun Lee
, Soontae Kim
:
Time-sensitivity-aware shared cache architecture for multi-core embedded systems. J. Supercomput. 75(10): 6746-6776 (2019)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.