Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Novel FPGA Implementation of a Time-to-Digital Converter Supporting ..."

Dinh Van Luan, Xuan Truong Nguyen, Hyuk-Jae Lee (2019)

> Home

Details and statistics

DOI: 10.1145/3322482

access: closed

type: Journal Article

metadata version: 2022-01-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/LuanNL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/LuanNL19
Dinh Van Luan, Xuan Truong Nguyen, Hyuk-Jae Lee:
A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation. ACM Trans. Reconfigurable Technol. Syst. 12(2): 10:1-10:21 (2019)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.