"A high speed systolic architecture for labeling connected components in an ..."

Nagarajan Ranganathan, Rajiv Mehrotra, S. Subramaniam (1995)

> Home

Details and statistics

DOI: 10.1109/21.364855

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsmc/RanganathanMS95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsmc/RanganathanMS95
Nagarajan Ranganathan, Rajiv Mehrotra, S. Subramaniam:
A high speed systolic architecture for labeling connected components in an image. IEEE Trans. Syst. Man Cybern. 25(3): 415-423 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.