"Simplifying Clock Gating Logic by Matching Factored Forms."

Inhak Han, Youngsoo Shin (2014)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2013.2271054

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/HanS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/HanS14
Inhak Han, Youngsoo Shin:
Simplifying Clock Gating Logic by Matching Factored Forms. IEEE Trans. Very Large Scale Integr. Syst. 22(6): 1338-1349 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.