"Two systolic architectures for modular multiplication."

Wei-Chang Tsai, C. Bernard Shung, Sheng-Jyh Wang (2000)

> Home

Details and statistics

DOI: 10.1109/92.820767

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/TsaiSW00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/TsaiSW00
Wei-Chang Tsai, C. Bernard Shung, Sheng-Jyh Wang:
Two systolic architectures for modular multiplication. IEEE Trans. Very Large Scale Integr. Syst. 8(1): 103-107 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.