"Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With Partial ..."

Dezhi Xing et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2016.2610864

access: closed

type: Journal Article

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/XingZCSYRUM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/XingZCSYRUM17
Dezhi Xing, Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Fan Ye, Junyan Ren, Seng-Pan U, Rui Paulo Martins:
Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With Partial $V_{\mathrm {cm}}$ -Based Switching. IEEE Trans. Very Large Scale Integr. Syst. 25(3): 1168-1172 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.