"An 8-Bit 4-GS/s Single-Channel Two-Step ADC Featuring Non-Symmetrical ..."

Chenghao Zhang et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2025.3560948

access: closed

type: Journal Article

metadata version: 2025-10-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ZhangLCYXYZC25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ZhangLCYXYZC25
Chenghao Zhang, Maliang Liu, Yuan Chang, Yihang Yang, Jinhai Xiao, Yintang Yang, Yuanjin Zheng, Yong Chen:
An 8-Bit 4-GS/s Single-Channel Two-Step ADC Featuring Non-Symmetrical Pipeline Timing and Hybrid-Loop Amplifier. IEEE Trans. Very Large Scale Integr. Syst. 33(10): 2658-2662 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.