"VLSI Testing for High Reliability: Mixing IDDQ Testing With Logic Testing."

Suntae Hwang, Rochit Rajsuman (1997)

> Home

Details and statistics

DOI: 10.1155/1997/59329

access: open

type: Journal Article

metadata version: 2022-11-05

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/HwangR97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/HwangR97
Suntae Hwang, Rochit Rajsuman:
VLSI Testing for High Reliability: Mixing IDDQ Testing With Logic Testing. VLSI Design 5(3): 299-311 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.