"Design and Implementation of a Hardware Module for MIMO Decoding in a 4G ..."

Alberto Jimenez-Pacheco, Angel Fernandez Herrero, Francisco Javier Casajús-Quirós (2008)

> Home

Details and statistics

DOI: 10.1155/2008/312614

access: open

type: Journal Article

metadata version: 2018-11-24

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/Jimenez-PachecoHC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/Jimenez-PachecoHC08
Alberto Jimenez-Pacheco, Angel Fernandez Herrero, Francisco Javier Casajús-Quirós:
Design and Implementation of a Hardware Module for MIMO Decoding in a 4G Wireless Receiver. VLSI Design 2008: 312614:1-312614:8 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.