"A Probabilistic Power Estimation Method for Combinational Circuits Under ..."

George Theodoridis et al. (2001)

> Home

Details and statistics

DOI: 10.1155/2001/12026

access: open

type: Journal Article

metadata version: 2023-05-08

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/TheodoridisTSG01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/TheodoridisTSG01
George Theodoridis, Spyros Theoharis, Dimitrios Soudris, Constantinos E. Goutis:
A Probabilistic Power Estimation Method for Combinational Circuits Under Real Gate Delay Model. VLSI Design 12(1): 69-79 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.