"Device and Circuit Design Challenges in the Digital Subthreshold Region ..."

Ramesh Vaddi, Sudeb Dasgupta, R. P. Agarwal (2009)

> Home

Details and statistics

DOI: 10.1155/2009/283702

access: open

type: Journal Article

metadata version: 2018-11-24

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/VaddiDA09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/VaddiDA09
Ramesh Vaddi, Sudeb Dasgupta, R. P. Agarwal:
Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications. VLSI Design 2009: 283702:1-283702:14 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.