"An Enhanced Memory Address Mapping Scheme for Improved Memory Access ..."

Sze Wei Lee, Soon-Chieh Lim (2007)

> Home

Details and statistics

DOI: 10.1007/S11265-006-0042-5

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/LeeL07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/LeeL07
Sze Wei Lee, Soon-Chieh Lim:
An Enhanced Memory Address Mapping Scheme for Improved Memory Access Performance of 2-D DWT Processing Systems. J. VLSI Signal Process. 47(3): 201-221 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.