"Legitimate Skew Clock Routing with Buffer Insertion."

Xinjie Wei et al. (2006)

> Home

Details and statistics

DOI: 10.1007/S11265-005-4184-7

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/WeiCZH06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/WeiCZH06
Xinjie Wei, Yici Cai, Meng Zhao, Xianlong Hong:
Legitimate Skew Clock Routing with Buffer Insertion. J. VLSI Signal Process. 42(2): 107-116 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.