![](https://dblp.dagstuhl.de/img/logo.ua.320x120.png)
![](https://dblp.dagstuhl.de/img/dropdown.dark.16x16.png)
![](https://dblp.dagstuhl.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
8th AHS 2013: Torino, Italy
- 2013 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2013, Torino, Italy, June 24-27, 2013. IEEE 2013
- Andrea Martelli:
Keynote address I: The Space reference scenario: From the present solutions to the future challenges for Thales Alenia Space. - Marco B. Quadrelli:
Keynote address II: Adaptive distributed systems for space exploration: Present and future. - Khaled Benkrid, Didier Keymeulen, David Merodio, Michael Newell, Rainer Wansch, Umeshkumar D. Patel, Ahmet T. Erdogan, Niels Hadaschik, Luca Sterpone
, Jelle Poupaert, Massimo Violante:
Preface.
Session A: Special Session on Fault Detection, Isolation and Recovery Techniques for SRAM-Based FPGAs
- Holger Michel, Frank Bubenhagen, Kai Grurmann, Tobias Lange, Björn Fiethe, Harald Michalik:
Worst case error rate predictions and mitigation schemes for Virtex-4 FPGAs on solar orbiter. 1-8 - Luca Sterpone
, Anees Ullah
:
On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs. 9-14 - Felix Siegle, Tanya Vladimirova, Omar Emam, Jørgen Ilstad:
Adaptive FDIR framework for payload data processing systems using reconfigurable FPGAs. 15-22
Session B. Bio & Evolution Inspired Adaptive Applications
- Jacopo Panerati
, Filippo Sironi, Matteo Carminati, Martina Maggio
, Giovanni Beltrame, Piotr J. Gmytrasiewicz, Donatella Sciuto
, Marco D. Santambrogio
:
On self-adaptive resource allocation through reinforcement learning. 23-30 - Christoffer Löffler
, Christopher Mutschler, Michael Philippsen
:
Evolutionary algorithms that use runtime migration of detector processes to reduce latency in event-based systems. 31-38 - Daniel M. Muñoz
, Carlos H. Llanos
, Leandro dos Santos Coelho
, Mauricio Ayala-Rincón
:
Hardware-based parallel firefly algorithm for embedded applications. 39-46 - Fabrizio Ferrandi
, Pier Luca Lanzi
, Christian Pilato
, Donatella Sciuto
, Antonino Tumeo
:
Ant Colony Optimization for mapping, scheduling and placing in reconfigurable systems. 47-54
Session C. Reconfigurable Computing for Space Applications
- Florian Rittner, Robért Glein:
Implementation of an initial-configuration based on self-reconfiguration for an on-board processor. 55-62 - Frank Bubenhagen, Björn Fiethe, Tobias Lange, Harald Michalik, Holger Michel:
Reconfigurable platforms for Data Processing on scientific space instruments. 63-70
Session D. Design Methodology
- Cristiana Bolchini
, Matteo Carminati, Antonio Miele
, Elisa Quintarelli
:
A framework to model self-adaptive Computing Systems. 71-78 - Michael Opoku Agyeman
, Ali Ahmadinia:
A systematic generation of optimized heterogeneous 3D Networks-on-Chip architecture. 79-83 - Riccardo Cattaneo
, Christian Pilato
, Matteo Mastinu, Oliver Kadlcek, Oliver Pell, Marco Domenico Santambrogio
:
Runtime adaptation on dataflow HPC platforms. 84-91 - Vladimir Bratov, Vladimir Katzman, Aleksandr Gryunshpan, Andrey Bratov
:
Self-adaptation techniques for mixed-signal SiGe BiCMOS ICs. 92-98
Session E. Adaptive Applications
- Stefano Di Carlo
, Paolo Prinetto, Daniele Rolfo, Pascal Trotta:
AIDI: An adaptive image denoising FPGA-based IP-core for real-time applications. 99-106 - Lucana Santos
, José Francisco López, Roberto Sarmiento
, Raffaele Vitulli:
FPGA implementation of a lossy compression algorithm for hyperspectral images with a high-level synthesis tool. 107-114 - Nor Rizuan Mat Noor
, Tanya Vladimirova:
Parallelised fault-tolerant Integer KLT implementation for lossless hyperspectral image compression on board satellites. 115-122 - Julien Heulot, Jani Boutellier
, Maxime Pelcat, Jean-François Nezan, Slaheddine Aridhi:
Applying the adaptive Hybrid Flow-Shop scheduling method to schedule a 3GPP LTE physical layer algorithm onto many-core digital signal processors. 123-129 - Marc Fyrbiak, Christian Kison, Marc Jeske, Wael Adi:
Combined HW-SW adaptive clone-resistant functions as physical security anchors. 130-137
Session F. Design for Adaptive Systems
- Lauri Koskinen, Enrico Roverato:
Hardware requirements of communication-centric machine learning algorithms. 138-143 - Anita Tino, Gul N. Khan
, Fei Yuan:
Hardware realization of GALS based cortical column systems. 144-149 - Hooman Habibi, Erwin J. G. Janssen, Yan Wu, Dusan M. Milosevic, Jan W. M. Bergmans, Peter G. M. Baltus:
Suppression of constant modulus interference in multimode transceivers using an adaptive nonlinear circuit. 150-155 - Nicolas Marques, Hassan Rabah
, Slavisa Jovanovic
, Eric Dabellani, Serge Weber
:
Methodology and reconfigurable architecture for effective placement of variable-size hardware tasks. 156-163 - Roland Dobai, Lukás Sekanina:
Image filter evolution on the Xilinx Zynq Platform. 164-171 - Yuichiro Yamaji, Minoru Watanabe:
Four-configuration-context optically reconfigurable gate array with a MEMS interleaving method. 172-177
Session G. Reconfigurable Computing
- Ali Ebrahim, Khaled Benkrid, Xabier Iturbe
, Chuan Hong:
Multiple-clone configuration of relocatable partial bitstreams in Xilinx Virtex FPGAs. 178-183 - Luca Sterpone
, Davide Sabena, Anees Ullah
, Mario Porrmann
, Jens Hagemeyer, Jørgen Ilstad:
Dynamic neutron testing of Dynamically Reconfigurable Processing Modules architecture. 184-188
Session H. Special Session: Reconfigurable Devices and Interconnections for Space Applications
- Cuong Pham-Quoc
, Zaid Al-Ars, Koen Bertels:
Heterogeneous hardware accelerators interconnect: An overview. 189-197 - Christian Pilato
, Riccardo Cattaneo
, Gianluca Durelli, Alessandro Antonio Nacci, Marco Domenico Santambrogio
, Donatella Sciuto
:
A2B: An integrated framework for designing heterogeneous and reconfigurable systems. 198-205 - Anna Arbat, Cristiano Calligaro, Vladislav Dayan, Evgeny Pikhay, Yakov Roizin:
Non volatile memory for FPGA booting in space. 204-208 - Cinzia Bernardeschi
, Luca Cassano
, Andrea Domenici
:
Formal approaches to SEU testing in FPGAs. 209-216
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.