default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID1. Conference On Computing Frontiers 2004: Ischia, Italy
- Stamatis Vassiliadis, Jean-Luc Gaudiot, Vincenzo Piuri:
Proceedings of the First Conference on Computing Frontiers, 2004, Ischia, Italy, April 14-16, 2004. ACM 2004, ISBN 1-58113-741-9 - Dan C. Marinescu:
Quantum parallelism and the exact simulation of physical systems. 1
Software Environments
- Gianfranco Rossi, Elisabetta Poleo:
Javaset: Declarative programming in Java with sets. 2-11 - Takahiro Katagiri, Kenji Kise, Hiroki Honda, Toshitsugu Yuba:
Effect of auto-tuning with user's knowledge for numerical software. 12-25
Special Session on NOMADS
- Miroslaw Malek:
Introduction to NOMADS: networks of mobile adaptive dependable systems. 26-27 - António Casimiro
, Jörg Kaiser, Paulo Veríssimo:
An architectural framework and a middleware for cooperating smart components. 28-39 - Edgar Nett, Stefan Schemmer:
An architecture to support cooperating mobile embedded systems. 40-50 - Stefano Porcarelli, Felicita Di Giandomenico, Andrea Bondavalli, Paolo Lollini:
Model-based evaluation of a radio resource management system for wireless networks. 51-59
Pervasive Computing
- Girma Berhe, Lionel Brunie, Jean-Marc Pierson:
Modeling service-based multimedia content adaptation in pervasive computing. 60-69 - K. Kalapriya, S. K. Nandy, Deepti Srinivasan, R. Uma Maheshwari, V. Satish:
A framework for resource discovery in pervasive computing for mobile aware task execution. 70-77 - Luca Negri, Domenico Barretta, William Fornaciari:
Application-level power management in pervasive computing systems: a case study. 78-88
Quantum Computing
- Sándor Imre, Péter Abronits, Dániel Darabos:
Quantum designer and network simulator. 89-95 - Mihai Udrescu, Lucian Prodan, Mircea Vladutiu:
Using HDLs for describing quantum circuits: a framework for efficient quantum algorithm simulation. 96-110 - Philippe Jorrand, Marie Lalire:
Toward a quantum process algebra. 111-119
Computational Models
- Marion G. Ceruti:
States of matter, information organization and dimensions of expressiveness. 120-124 - Frédéric Gruau, Yves Lhuillier, Philippe Reitz, Olivier Temam:
BLOB computing. 125-139 - E. V. Krishnamurthy, Venu K. Murthy, Vikram Krishnamurthy:
Biologically inspired rule-based multiset programming paradigm for soft-computing. 140-149 - Liliana Cojocaru:
Watson-Crick automata and PCFAS with two components: a computational power analogy. 150-161
Special Session on Memory Wall
- Sally A. McKee:
Reflections on the memory wall. 162 - Michel Dubois:
Fighting the memory wall with assisted execution. 168-180 - Martin Kämpe, Per Stenström, Michel Dubois:
Self-correcting LRU replacement policies. 181-191 - Ben H. H. Juurlink, Pepijn J. de Langen:
Dynamic techniques to reduce memory traffic in embedded systems. 192-201 - Antonis Papanikolaou, Miguel Miranda, Francky Catthoor:
Overcoming the "Memory Wall" by improved system design exploration and a link to process technology options. 202-211 - Marco Galluzzi, Valentin Puente, Adrián Cristal, Ramón Beivide, José-Ángel Gregorio, Mateo Valero:
A first glance at Kilo-instruction based multiprocessors. 212-221
Cache
- Keqiang Wu, Peng-fei Chuang, David J. Lilja:
An active data-aware cache consistency protocol for highly-scalable data-shipping DBMS architectures. 222-234 - Pepijn J. de Langen, Ben H. H. Juurlink:
Reducing traffic generated by conflict misses in caches. 235-239
Power Awareness
- Saurabh Chheda, Osman S. Unsal, Israel Koren, C. Mani Krishna, Csaba Andras Moritz:
Combining compiler and runtime IPC predictions to reduce energy in next generation architectures. 240-254 - Christopher R. LaRosa, Mark W. Bailey:
A docked-aware storage architecture for mobile computing. 255-262
Networks
- Gábor Németh:
Knowledge-based generic intelligent network model. 263-267 - Iliya K. Georgiev, Ivo I. Georgiev:
An information-interconnectivity-based retrieval method for network attached storage. 268-275 - Matthias Kühnemann, Thomas Rauber, Gudula Rünger:
Improving the execution time of global communication operations. 276-287 - Ambrus Wagner:
Mobile agent: based module distribution in heterogeneous networks. 288-293
Clusters
- Micaela Spigarolo, Renzo Davoli:
Berserkr: a virtual beowulf cluster for fast prototyping and teaching. 294-301 - Michal Kouril, Jerome L. Paul:
A parallel backtracking framework (BkFr) for single and multiple clusters. 302-312
Applications
- Ben H. H. Juurlink:
Approximating the optimal replacement algorithm. 313-319 - Marco Francia, Emanuele Panizzi, Alberto Petricola, Guido Visconti:
Parallel simulation of orography influence on large-scale atmosphere motion on APEmille. 320-325 - Marco Bera, Giovanni Danese, Francesco Leporati, Alvaro Spelgatti:
A new technique to calculate dipolar energy and its implementation onto an application specific processor. 326-334 - Yong-Joon Park, Gyungho Lee:
Repairing return address stack for buffer overflow protection. 335-342
Pipelined Architectures
- Nozar Tabrizi, Nader Bagherzadeh, Amir Hosein Kamalizad, Haitao Du:
MaRS: a macro-pipelined reconfigurable system. 343-349 - Tao Feng, Byoungjae Jin, J. Wang, Nohpill Park, Yong-Bin Kim, Fabrizio Lombardi:
Fault tolerant clockless wave pipeline design. 350-356
Special Session on Reconfigurable Computing
- Reiner W. Hartenstein:
The digital divide of computing. 357-362 - Ingrid Verbauwhede, Patrick Schaumont:
The happy marriage of architecture and application in next-generation reconfigurable systems. 363-376 - Manfred Glesner, Thomas Hollstein, Leandro Soares Indrusiak, Peter Zipf, Thilo Pionteck, Mihail Petrov, Heiko Zimmer, Tudor Murgan:
Reconfigurable platforms for ubiquitous computing. 377-389 - Ricardo Reis, Fernanda Lima Kastensmidt, José Luís Almada Güntzel:
Physical design methodologies for performance predictability and manufacturability. 390-397 - Dirk Koch, Jürgen Teich:
Platform-independent methodology for partial reconfiguration. 398-403 - Tudor Murgan, Mihail Petrov, Mateusz Majer, Peter Zipf, Manfred Glesner, Ulrich Heinkel, Jörg Pleickhardt, Bernd Bleisteiner:
Adaptive architectures for an OTN processor: reducing design costs through reconfigurability and multiprocessing. 404-418 - Fernanda Lima Kastensmidt, Gustavo Neuberger, Luigi Carro, Ricardo Reis:
Designing and testing fault-tolerant techniques for SRAM-based FPGAs. 419-432
Processors
- Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero:
Predictable performance in SMT processors. 433-443 - Cecilia Metra, T. M. Mak, Martin Omaña:
Fault secureness need for next generation high performance microprocessor design for testability structures. 444-450 - X. H. Xu, C. T. Clarke, S. R. Jones:
High performance code compression architecture for the embedded ARM/THUMB processor. 451-456 - Rahul Nagpal, Y. N. Srikant:
Integrated temporal and spatial scheduling for extended operand clustered VLIW processors. 457-470
Accelerators
- Peter Groen, Panu Hämäläinen, Ben H. H. Juurlink, Timo Hämäläinen:
Accelerating the secure remote password protocol using reconfigurable hardware. 471-480 - Atsushi Kosaka, Satoshi Yamaguchi, Hiroyuki Okuhata, Takao Onoye, Isao Shirakawa:
SoC design of Ogg Vorbis decoder using embedded processor. 481-487
Architectures
- Predrag T. Tosic:
A perspective on the future of massively parallel computing: fine-grain vs. coarse-grain parallel models comparison & contrast. 488-502 - Teng Wang, Zhenghua Qi, Csaba Andras Moritz:
Opportunities and challenges in application-tuned circuits and architectures based on nanodevices. 503-511
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-04 22:05 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
