


default search action
21st FDTC 2024: Halifax, NS, Canada
- Workshop on Fault Detection and Tolerance in Cryptography, FDTC 2024, Halifax, NS, Canada, September 4, 2024. IEEE 2024, ISBN 979-8-3503-8036-1

- Jasper Van Woudenberg, Rajesh Velegalati, Cees-Bart Breunesse, Dennis Vermoen Riscure:

Improving CPU Fault Injection Simulations: Insights from RTL to Instruction-Level Models. 1-9 - Clément Fanjas, Driss Aboulkassimi, Simon Pontié, Jessy Clédière:

PoP DRAM: A new EMFI approach based on EM-induced glitches on SoC. 10-21 - Matthias Probst, Michael Gruber, Manuel Brosch, Tim Music, Georg Sigl:

Switch-Glitch : Location of Fault Injection Sweet Spots by Electro-Magnetic Emanation. 22-27 - Thomas Aulbach, Soundes Marzougui, Jean-Pierre Seifert, Vincent Quentin Ulitzsch:

MAYo or MAY-not: Exploring Implementation Security of the Post-Quantum Signature Scheme MAYO Against Physical Attacks. 28-33 - Sönke Jendral, John Preuß Mattsson, Elena Dubrova:

A Single-Trace Fault Injection Attack on Hedged Module Lattice Digital Signature Algorithm (ML-DSA). 34-43 - Yusuke Hayashi, Rikuu Hasegawa, Takuya Wadatsumi, Kazuki Monta, Takuji Miki, Makoto Nagata:

Fault Injection Attacks Exploiting High Voltage Pulsing over Si-Substrate Backside of IC chips. 44-52 - Mohammad Hashemi, Dev Mehta, Kyle Mitard, Shahin Tajik, Fatemeh Ganji:

FaultyGarble: Fault Attack on Secure Multiparty Neural Network Inference. 53-64

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID














