default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDHOST 2021: Tysons Corner, VA, USA
- IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2021, Tysons Corner, VA, USA, December 12-15, 2021. IEEE 2021, ISBN 978-1-6654-1357-2
- Fateme S. Hosseini, Qi Liu, Fanruo Meng, Chengmo Yang, Wujie Wen
:
Safeguarding the Intelligence of Neural Networks with Built-in Light-weight Integrity MArks (LIMA). 1-12 - Shih-Yuan Yu, Rozhin Yasaei, Qingrong Zhou, Tommy Nguyen, Mohammad Abdullah Al Faruque:
HW2VEC: a Graph Learning Tool for Automating Hardware Security. 13-23 - Zhixin Pan, Prabhat Mishra:
Automated Detection of Spectre and Meltdown Attacks Using Explainable Machine Learning. 24-34 - Emre Karabulut, Erdem Alkim, Aydin Aysu:
Single-Trace Side-Channel Attacks on ω-Small Polynomial Sampling: With Applications to NTRU, NTRU Prime, and CRYSTALS-DILITHIUM. 35-45 - Joseph Gravellier, Jean-Max Dutertre, Yannick Teglia, Philippe Loubet-Moundi:
FaultLine: Software-Based Fault Injection on Memory Transfers. 46-55 - Robert Schilling, Pascal Nasahl, Stefan Weiglhofer, Stefan Mangard:
SecWalk: Protecting Page Table Walks Against Fault Attacks. 56-67 - Pascal Nasahl, Robert Schilling, Stefan Mangard:
Protecting Indirect Branches Against Fault Attacks Using ARM Pointer Authentication. 68-79 - Gregor Haas, Seetal Potluri, Aydin Aysu:
iTimed: Cache Attacks on the Apple A10 Fusion SoC. 80-90 - Ilias Giechaskiel, Shanquan Tian, Jakub Szefer:
Cross-VM Information Leaks in FPGA-Accelerated Cloud Environments. 91-101 - Abraham Peedikayil Kuruvila, Sayar Karmakar, Kanad Basu:
Time Series-Based Malware Detection Using Hardware Performance Counters. 102-112 - Abinai Pasunuri, Nathan Jessurun, Olivia P. Paradis, Navid Asadizanjani:
A Comparison of Neural Networks for PCB Component Segmentation. 113-123 - Md Sami Ul Islam Sami, Fahim Rahman, Adam Cron, Dale R. Donchin, Mike Borza, Farimah Farahmandi, Mark Tehranipoor:
POCA: First Power-on Chip Authentication in Untrusted Foundry and Assembly. 124-135 - Chenxing Wang, Lily Raymond, Yifei Jin, Alireza Tavakkoli, Haoting Shen:
3D Unclonable Optical Identity for Universal Product Verification. 136-146 - Arpita Patra, Thomas Schneider, Ajith Suresh, Hossein Yalame:
SynCirc: Efficient Synthesis of Depth-Optimized Circuits for Secure Computation. 147-157 - Saikat Majumdar, Mohammad Hossein Samavatian, Kristin Barber, Radu Teodorescu:
Using Undervolting as an on-Device Defense Against Adversarial Machine Learning Attacks. 158-169 - Hansika Weerasena, Subodha Charles, Prabhat Mishra:
Lightweight Encryption Using Chaffing and Winnowing with All-or-Nothing Transform for Network-on-Chip Architectures. 170-180 - Nikhil Muralidhar, Abdullah Zubair, Nathanael R. Weidler, Ryan M. Gerdes, Naren Ramakrishnan:
Contrastive Graph Convolutional Networks for Hardware Trojan Detection in Third Party IP Cores. 181-191 - Usman Ali, Omer Khan:
ConNOC: A Practical Timing Channel Attack on Network-on-chip Hardware in a Multicore Processor. 192-202 - Yu Zou, Amro Awad, Mingjie Lin:
HERMES: Hardware-Efficient Speculative Dataflow Architecture for Bonsai Merkle Tree-Based Memory Authentication. 203-213 - Zhonghao Liao, Yong Guan:
RUDBA: Reusable User-Device Biometric Authentication Scheme for Multi-service Systems. 214-225 - Austin Harris, Tarunesh Verma, Shijia Wei, Lauren Biernacki, Alex Kisil, Misiker Tadesse Aga, Valeria Bertacco, Baris Kasikci, Mohit Tiwari, Todd M. Austin:
Morpheus II: A RISC-V Security Extension for Protecting Vulnerable Software and Hardware. 226-238 - Yichen Jiang, Huifeng Zhu, Haoqi Shan, Xiaolong Guo, Xuan Zhang, Yier Jin:
TRRScope: Understanding Target Row Refresh Mechanism for Modern DDR Protection. 239-247 - Jingtao Li, Zhezhi He, Adnan Siraj Rakin, Deliang Fan, Chaitali Chakrabarti:
NeurObfuscator: A Full-stack Obfuscation Tool to Mitigate Neural Architecture Stealing. 248-258 - Chen Liu, Monodeep Kar, Xueyang Wang, Nikhil Chawla, Neer Roggel, Bilgiday Yuce, Jason M. Fung:
Methodology of Assessing Information Leakage through Software-Accessible Telemetries. 259-269 - Lang Lin, Deqi Zhu, Jimin Wen, Hua Chen, Yu Lu, Norman Chang, Calvin Chow, Harsh Shrivastav, Chia-Wei Chen, Kazuki Monta, Makoto Nagata:
Multiphysics Simulation of EM Side-Channels from Silicon Backside with ML-based Auto-POI Identification. 270-280 - Yinghua Hu, Yuke Zhang, Kaixin Yang, Dake Chen, Peter A. Beerel, Pierluigi Nuzzo:
Fun-SAT: Functional Corruptibility-Guided SAT-Based Attack on Sequential Logic Encryption. 281-291 - Leon Li, Shuyi Ni, Alex Orailoglu:
JANUS: Boosting Logic Obfuscation Scope Through Reconfigurable FSM Synthesis. 292-303 - Sofiane Takarabt, Sylvain Guilley, Youssef Souissi, Khaled Karray, Laurent Sauvage, Yves Mathieu:
Formal Evaluation and Construction of Glitch-resistant Masked Functions. 304-313
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-10-31 00:53 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
