"A Design Flow for Application-Specific Networks on Chip with Guaranteed ..."

Kees Goossens et al. (2005)

> Home

Details and statistics

DOI: 10.1109/DATE.2005.11

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/GoossensDGPRR05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/GoossensDGPRR05
Kees Goossens, John Dielissen, Om Prakash Gangwal, Santiago González Pestana, Andrei Radulescu, Edwin Rijpkema:
A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification. DATE 2005: 1182-1187

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.