"Simultaneous gate sizing and Vth assignment using Lagrangian Relaxation ..."

Guilherme Flach et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2013.6654627

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/FlachRPJR13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/FlachRPJR13
Guilherme Flach, Tiago Reimann, Gracieli Posser, Marcelo O. Johann, Ricardo Reis:
Simultaneous gate sizing and Vth assignment using Lagrangian Relaxation and delay sensitivities. ISVLSI 2013: 84-89

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.