"An Adaptive DAC Settling Waiting Time Optimized Ultra Low Voltage ..."

Ryota Sekimoto et al. (2013)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E96.C.820

access: closed

type: Journal Article

metadata version: 2022-12-07

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/SekimotoSYKI13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/SekimotoSYKI13
Ryota Sekimoto, Akira Shikata, Kentaro Yoshioka, Tadahiro Kuroda, Hiroki Ishikuro:
An Adaptive DAC Settling Waiting Time Optimized Ultra Low Voltage Asynchronous SAR ADC in 40 nm CMOS. IEICE Trans. Electron. 96-C(6): 820-827 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.