"FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption ..."

Reza Rezaeian Farashahi, Bahram Rashidi, Sayed Masoud Sayedi (2014)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2014.05.004

access: closed

type: Journal Article

metadata version: 2023-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/FarashahiRS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/FarashahiRS14
Reza Rezaeian Farashahi, Bahram Rashidi, Sayed Masoud Sayedi:
FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm. Microelectron. J. 45(8): 1014-1025 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.