"Low-Power Optimization by Smart Bit-Width Allocation in a SystemC-Based ..."

Arindam Mallik et al. (2007)

> Home

Details and statistics

DOI: 10.1109/TCAD.2006.888291

access: closed

type: Journal Article

metadata version: 2023-08-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/MallikSBZ07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/MallikSBZ07
Arindam Mallik, Debjit Sinha, Prithviraj Banerjee, Hai Zhou:
Low-Power Optimization by Smart Bit-Width Allocation in a SystemC-Based ASIC Design Environment. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(3): 447-455 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.