"Performance, Area, and Power Evaluations of Ultrafine-Grained Run-Time ..."

Hiroki Matsutani et al. (2011)

> Home

Details and statistics

DOI: 10.1109/TCAD.2011.2110470

access: closed

type: Journal Article

metadata version: 2024-03-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/MatsutaniKIUNA11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/MatsutaniKIUNA11
Hiroki Matsutani, Michihiro Koibuchi, Daisuke Ikebuchi, Kimiyoshi Usami, Hiroshi Nakamura, Hideharu Amano:
Performance, Area, and Power Evaluations of Ultrafine-Grained Run-Time Power-Gating Routers for CMPs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(4): 520-533 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.