"A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS."

Jean-Olivier Plouchart et al. (2013)

Details and statistics

DOI: 10.1109/TCSI.2013.2265961

access: closed

type: Journal Article

metadata version: 2020-05-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics