![](https://dblp.dagstuhl.de/img/logo.ua.320x120.png)
![](https://dblp.dagstuhl.de/img/dropdown.dark.16x16.png)
![](https://dblp.dagstuhl.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
Search dblp
Full-text search
- > Home
Please enter a search query
- case-insensitive prefix search: default
e.g., sig matches "SIGIR" as well as "signal" - exact word search: append dollar sign ($) to word
e.g., graph$ matches "graph", but not "graphics" - boolean and: separate words by space
e.g., codd model - boolean or: connect words by pipe symbol (|)
e.g., graph|network
Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.
Author search results
no matches
Venue search results
no matches
Refine list
refine by author
- no options
- temporarily not available
refine by venue
- no options
- temporarily not available
refine by type
- no options
- temporarily not available
refine by access
- no options
- temporarily not available
refine by year
- no options
- temporarily not available
Publication search results
found 20 matches
- 1999
- Shuvra S. Bhattacharyya
, Praveen K. Murthy, Edward A. Lee
:
Synthesis of Embedded Software from Synchronous Dataflow Specifications. J. VLSI Signal Process. 21(2): 151-166 (1999) - Wolfgang Boßung, Sorin Alexander Huss, Stephan Klaus:
High-Level Embedded System Specifications Based on Process Activation Conditions. J. VLSI Signal Process. 21(3): 277-291 (1999) - Francky Catthoor:
Energy-Delay Efficient Data Storage and Transfer Architectures and Methodologies: Current Solutions and Remaining Problems. J. VLSI Signal Process. 21(3): 219-231 (1999) - William E. Dougherty, David J. Pursley, Donald E. Thomas:
Subsetting Behavioral Intellectual Property for Low Power ASIP Design. J. VLSI Signal Process. 21(3): 209-218 (1999) - Shousheng He, Mats Torkelson:
An Orthogonal Time-Frequency Extraction Approach to 2D Systolic Architecture for 1D DFT Computation. J. VLSI Signal Process. 21(1): 61-70 (1999) - Jeff Y. F. Hsieh, Teresa H.-Y. Meng:
Low-Power Parallel Video Compression Architecture for a Single-Chip Digital CMOS Camera. J. VLSI Signal Process. 21(3): 195-207 (1999) - M. Kivioja, Jouni Isoaho, L. Vänskä:
Design and Implementation of Viterbi Decoder with FPGAs. J. VLSI Signal Process. 21(1): 5-14 (1999) - Ding-Ming Kwai, Behrooz Parhami:
Scalability of Programmable FIR Digital Filters. J. VLSI Signal Process. 21(1): 31-35 (1999) - Tamal Mukherjee
, Gary K. Fedder
:
Hierarchical Mixed-Domain Circuit Simulation, Synthesis and Extraction Methodology for MEMS. J. VLSI Signal Process. 21(3): 233-249 (1999) - Andy Negoi, Stefan Bara, Jacques Zimmermann, Alain Guyot:
A Dedicated Circuit for Charged Particles Simulation Using the Monte Carlo Method. J. VLSI Signal Process. 21(2): 103-116 (1999) - Peter Rieder, Sven Simon, Christian V. Schimpfle:
Application Specific Efficient VLSI Architectures for Orthogonal Single- and Multiwavelet Transforms. J. VLSI Signal Process. 21(2): 77-90 (1999) - Manuel Sánchez, Juan López, Oscar G. Plata
, María A. Trenas, Emilio L. Zapata:
An Efficient Architecture for the In-Place Fast Cosine Transform. J. VLSI Signal Process. 21(2): 91-102 (1999) - Asim Smailagic, Hugo De Man:
Guest Editors' Introduction. J. VLSI Signal Process. 21(3): 183-184 (1999) - Asim Smailagic, Daniel P. Siewiorek
:
System Level Design as Applied to CMU Wearable Computers. J. VLSI Signal Process. 21(3): 251-263 (1999) - Hosahalli R. Srinivas, Keshab K. Parhi
:
A Radix 2 Shared Division/Square Root Algorithm and its VLSI Architecture. J. VLSI Signal Process. 21(1): 37-60 (1999) - James E. Stine
, Michael J. Schulte:
The Symmetric Table Addition Method for Accurate Function Approximation. J. VLSI Signal Process. 21(2): 167-177 (1999) - Valerie E. Taylor:
Guest Editor's Introduction. J. VLSI Signal Process. 21(2): 75 (1999) - Diederik Verkest, Julio Leao da Silva Jr., Chantal Ykman-Couvreur, Kris Croes, Miguel Miranda, Sven Wuytack, Francky Catthoor, Gjalt G. de Jong, Hugo De Man:
Matisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management. J. VLSI Signal Process. 21(3): 185-194 (1999) - Benjamin W. Wah, Zhe Wu:
Discrete Lagrangian Methods for Designing Multiplierless Two-Channel PR-LP Filter Banks. J. VLSI Signal Process. 21(2): 131-149 (1999) - Heebyung Yoon, Junwei Hou, Swapan K. Bhattacharya, Abhijit Chatterjee, Madhavan Swaminathan:
Fault Detection and Automated Fault Diagnosis for Embedded Integrated Electrical Passives. J. VLSI Signal Process. 21(3): 265-276 (1999)
loading more results
failed to load more results, please try again later
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
retrieved on 2024-09-08 14:56 CEST from data curated by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint