default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID13th FCCM 2005: Napa, CA, USA
- 13th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2005), 17-20 April 2005, Napa, CA, USA, Proceedings. IEEE Computer Society 2005, ISBN 0-7695-2445-1
Introduction
- Conference Organizers.
Session 1: Applications 1
- Zachary K. Baker, Viktor K. Prasanna:
Efficient Hardware Data Mining with the Apriori Algorithm on FPGAs. 3-12 - Christos-Savvas Bouganis
, George A. Constantinides, Peter Y. K. Cheung:
A Novel 2D Filter Design Methodology for Heterogeneous Devices. 13-22 - Radu Teodorescu, Josep Torrellas:
Prototyping Architectural Support for Program Rollback Using FPGAs. 23-32
Session 2: Architecture
- Zion S. Kwok, Steven J. E. Wilton:
Register File Architecture Optimization in a Coarse-Grained Reconfigurable Architecture. 35-44 - Francesco Lertora, Michele Borgatti:
Handling Different Computational Granularity by a Reconfigurable IC Featuring Embedded FPGAs and a Network-on-Chip. 45-54
Session 3: Tools 1
- Roman L. Lysecky, Frank Vahid, Sheldon X.-D. Tan:
A Study of the Scalability of On-Chip Routing for Just-in-Time FPGA Compilation. 57-62 - Lesley Shannon, Paul Chow:
Simplifying the Integration of Processing Elements in Computing Systems Using a Programmable Controller. 63-72 - Pedro C. Diniz:
Evaluation of Code Generation Strategies for Scalar Replaced Codes in Fine-Grain Configurable Architectures. 73-82
Session 4: Graphics
- John Sachs Beeckler, Warren J. Gross:
FPGA Particle Graphics Hardware. 85-94 - Paul Baker, Tim Todman, Henry Styles, Wayne Luk:
Reconfigurable Designs for Radiosity. 95-104
Session 5: Applications 2
- Martin Simka, Jan Pelzl, Thorsten Kleinjung, Jens Franke, Christine Priplata, Colin Stahlke, Milos Drutarovský, Viktor Fischer:
Hardware Factorization Based on Elliptic Curve Method. 107-116 - Justin L. Tripp, Henning S. Mortveit, Anders A. Hansson, Maya B. Gokhale:
Metropolitan Road Traffic Simulation on FPGAs. 117-126 - Chuan He, Wei Zhao, Mi Lu:
Time Domain Numerical Simulation for Transient Waves on Reconfigurable Coprocessor Platform. 127-136
Session 6: Run Time
- Jingzhao Ou, Viktor K. Prasanna:
COMA: A COoperative MAnagement Scheme for Energy Efficient Implementation of Real-Time Operating Systems on FPGA Based Soft Processors. 139-148 - Wenyin Fu, Katherine Compton:
An Execution Environment for Reconfigurable Computing. 149-158
Session 7: Arithmetic
- Bryan Catanzaro, Brent E. Nelson:
Higher Radix Floating-Point Representations for FPGA-Based Arithmetic. 161-170 - K. Scott Hemmert, Keith D. Underwood:
An Analysis of the Double-Precision Floating-Point FFT on FPGAs. 171-180 - Michael Haselman, Michael J. Beauchamp, Aaron Wood, Scott Hauck, Keith D. Underwood, K. Scott Hemmert:
A Comparison of Floating Point and Logarithmic Number Systems for FPGAs. 181-190
Session 8: Device Architecture
- Heather Quinn, Paul S. Graham:
Terrestrial-Based Radiation Upsets: A Cautionary Tale. 193-202 - Shawn Phillips, Scott Hauck:
Automating the Layout of Reconfigurable Subsystems Using Circuit Generators. 203-212
Session 9: Networking
- Young H. Cho, William H. Mangione-Smith:
Fast Reconfiguring Deep Packet Filter for 1+ Gigabit Network. 215-224 - Michael Attig, John W. Lockwood:
A Framework for Rule Processing in Reconfigurable Network Systems. 225-234 - Janardhan Singaraju, Long Bu, John A. Chandy:
A Signature Match Processor Architecture for Network Intrusion Detection. 235-242
Session 10: Tools 2
- José Gabriel F. Coutinho, Jun Jiang, Wayne Luk:
Interleaving Behavioral and Cycle-Accurate Descriptions for Reconfigurable Hardware Compilation. 245-254 - Hristo Nikolov, Todor P. Stefanov, Ed F. Deprettere:
Modeling and FPGA Implementation of Applications Using Parameterized Process Networks with Non-Static Parameters. 255-263
Posters
- Mohammed Y. Niamat, Surya S. Hejeebu, Mansoor Alam:
A BIST Approach for Testing FPGAs Using JBITS. 267-268 - Yongfeng Gu, Tom Van Court, Douglas DiSabello, Martin C. Herbordt:
Preliminary Report: FPGA Acceleration of Molecular Dynamics Computations. 269-270 - David Fang, John Teifel, Rajit Manohar:
A High-Performance Asynchronous FPGA: Test Results. 271-272 - Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil D. Dutt:
Considering Run-Time Reconfiguration Overhead in Task Graph Transformations for Dynamically Reconfigurable Architectures. 273-274 - Robert McIlhenny, Milos D. Ercegovac:
RAVIOLI - Reconfigurable Arithmetic Variable-Precision Implementations of On-Line Instructions. 275-276 - John A. Williams, Neil W. Bergmann, Xin Xie:
FIFO Communication Models in Operating Systems for Reconfigurable Computing. 277-278 - Naohito Nakasato, Tsuyoshi Hamada:
Astrophysical Hydrodynamics Simulations on a Reconfigurable System. 279-280 - Matthew French, Li Wang, Tyler Anderson, Michael J. Wirthlin:
Post Synthesis Level Power Modeling of FPGAs. 281-282 - Daewook Kim, Manho Kim, Gerald E. Sobelman:
FPGA-Based CDMA Switch for Networks-on-Chip. 283-284 - Shakith Fernando, Yajun Ha:
Design of Networked Reconfigurable Encryption Engine. 285-286 - Brian Greskamp, Ron Sass:
A Virtual Machine for Merit-Based Runtime Reconfiguration. 287-288 - Mark Holland, Scott Hauck:
Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC. 289-290 - Xin Jia, Ranga Vemuri:
The GAPLA: A Globally Asynchronous Locally Synchronous FPGA Architecture. 291-292 - Joshua M. Lucas, Raymond Hoare, Alex K. Jones:
Optimizing Technology Mapping for FPGAs Using CAMs. 293-294 - H. Sofikitis, K. Roumpou, Apostolos Dollas, Nikolaos G. Bourbakis:
An Architecture for Video Compression Based on the SCAN Algorithm. 295-296 - Apostolos Dollas, Ioannis Ermis, Iosif Koidis, Ioannis Zisis, Christopher Kachris:
An Open TCP/IP Core for Reconfigurable Logic. 297-298 - Todd S. Sproull, Gordon J. Brebner, Christopher E. Neely:
Mutable Codesign for Embedded Protocol Processing. 299-300 - Michalis D. Galanis, Grigoris Dimitroulakos, Costas E. Goutis:
Accelerating Applications by Mapping Critical Kernels on Coarse-Grain Reconfigurable Hardware in Hybrid Systems. 301-302 - Andrea Lodi, Luca Ciccarelli, Claudio Mucci, Roberto Giansante, Andrea Cappelli, Mario Toma:
An Embedded Reconfigurable Datapath for SoC. 303-304 - J. Greg Nash:
Systolic Architecture for Computing the Discrete Fourier Transform on FPGAs. 305-306 - Mayumi Kato, Chia-Tien Dan Lo:
Hardware Solution to Java Compressed Heap. 307-308 - Petersen F. Curt, James P. Durbano, Fernando E. Ortiz, John R. Humphrey, Dennis W. Prather:
A General Purpose, Highly Efficient Communication Controller Architecture for Hardware Acceleration Platforms. 309-310 - Arash Hariri, Reza Rastegar, Morteza Saheb Zamani, Mohammad Reza Meybodi:
Parallel Hardware Implementation of Cellular Learning Automata Based Evolutionary Computing (CLA-EC) on FPGA. 311-314 - Hideharu Amano, Shohei Abe, Yohei Hasegawa, Katsuaki Deguchi, Masayasu Suzuki:
Performance and Cost Analysis of Time-Multiplexed Execution on the Dynamically Reconfigurable Processor. 315-316 - Jing Ma, Xinming Huang:
A System-on-Programmable Chip Approach for MIMO Sphere Decoder. 317-318 - Christophe Bobda, Mateusz Majer, Ali Ahmadinia, Thomas Haller, André Linarth, Jürgen Teich, Sándor P. Fekete, Jan van der Veen:
The Erlangen Slot Machine: A Highly Flexible FPGA-Based Reconfigurable Platform. 319-320 - Alberto Donato, Fabrizio Ferrandi, Massimo Redaelli, Marco D. Santambrogio, Donatella Sciuto:
Caronte: A Complete Methodology for the Implementation of Partially Dynamically Self-Reconfiguring Systems on FPGA Platforms. 321-322 - Gerald R. Morris, Ling Zhuo, Viktor K. Prasanna:
High-Performance FPGA-Based General Reduction Methods. 323-324 - Jasmine Lam, John McAllister, Jennifer Dudley:
Core-Based Methodology: An Automated Approach for Implementing a Complete System from Algorithms to a Heterogeneous Network including FPGAs. 325-326 - Luis E. Cordova, Duncan A. Buell, Sreesa Akella:
The DARPA Dynamic Programming Benchmark on a Reconfigurable Computer. 327-328 - Tsuyoshi Hamada, Naohito Nakasato:
Massively Parallel Processors Generator for Reconfigurable System. 329-330 - Muhammad Z. Hasan, Sotirios G. Ziavras:
FPGA-Based Vector Processing for Solving Sparse Sets of Equations. 331-332 - Joseph Zambreno, Daniel Honbo, Alok N. Choudhary:
Exploiting Multi-Grained Parallelism in Reconfigurable SBC Architectures. 333-334 - Apostolos Dollas, Dionissios Efstathiou, Georgios Vernardos, Elias Polytarchos, Konstantinos Kazakos:
On Distributed Reconfigurable Systems: Open Problems and Some Initial Solutions. 335-336
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-05 22:22 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
