default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID3. WMPI 2004: Munich, Germany
- John B. Carter, Lixin Zhang:
Proceedings of the 3rd Workshop on Memory Performance Issues, in conjunction with the 31st International Symposium on Computer Architecture 2004, Munich, Germany, June 20, 2004. ACM 2004, ISBN 1-59593-040-X - Magnus Ekman, Per Stenström:
A case for multi-level main memory. 1-8 - Erik G. Hallnor, Steven K. Reinhardt:
A compressed memory hierarchy using an indirect index cache. 9-15 - Jay B. Brockman, Shyamkumar Thoziyoor, Shannon K. Kuntz
, Peter M. Kogge:
A low cost, multithreaded processing-in-memory system. 16-22 - Collin McCurdy, Charles N. Fischer:
A localizing directory coherence protocol. 23-29 - Faye A. Briggs, Suresh Chittor, Kai Cheng:
Micro-architecture techniques in the intel E8870 scalable memory controller. 30-36 - Stephen Somogyi, Thomas F. Wenisch, Nikolaos Hardavellas, Jangwoo Kim, Anastassia Ailamaki, Babak Falsafi:
Memory coherence activity prediction in commercial workloads. 37-45 - José González, Fernando Latorre, Antonio González:
Cache organizations for clustered microarchitectures. 46-55 - Onur Mutlu, Hyesoon Kim, David N. Armstrong, Yale N. Patt:
Understanding the effects of wrong-path memory references on processor performance. 56-64 - Muhamed F. Mudawar:
Scalable cache memory design for large-scale SMT architectures. 65-71 - Marco Galluzzi, Ramón Beivide, Valentin Puente, José-Ángel Gregorio, Adrián Cristal, Mateo Valero:
Evaluating kilo-instruction multiprocessors. 72-79 - Chitra Natarajan, Bruce Christenson, Faye A. Briggs:
A study of performance impact of memory controller features in multi-processor server environment. 80-87 - G. Surendra, Subhasis Banerjee, S. K. Nandy:
On the effectiveness of prefetching and reuse in reducing L1 data cache traffic: a case study of Snort. 88-95 - Doron Nakar, Shlomo Weiss:
Selective main memory compression by identifying program phase changes. 96-101 - Wolfgang Raab, Hans-Martin Blüthgen, Ulrich Ramacher:
A low-power memory hierarchy for a fully programmable baseband processor. 102-106 - Irina Chihaia, Thomas R. Gross:
An analytical model for software-only main memory compression. 107-113 - Lars Wehmeyer, Urs Helmig, Peter Marwedel:
Compiler-optimized usage of partitioned memories. 114-120 - Chikafumi Takahashi, Masaaki Kondo, Taisuke Boku, Daisuke Takahashi, Hiroshi Nakamura, Mitsuhisa Sato:
SCIMA-SMP: on-chip memory processor architecture for SMP. 121-128 - Ramesh V. Peri, John Fernando, Ravi K. Kolagotla:
Addressing mode driven low power data caches for embedded processors. 129-135 - Steven T. Gabriel, David S. Wise:
The Opie compiler from row-major source to Morton-ordered matrices. 136-144
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-02 23:27 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
