default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 2
Volume 2, Number 1, January 1997
- Youn-Long Lin:
Recent developments in high-level synthesis. 2-21 - Jie Gong, Daniel Gajski, Smita Bakshi:
Model refinement for hardware-software codesign. 22-41 - Dilvan de Abreu Moreira
, Les T. Walczowski:
AGENTS a distributed client-server system for leaf cell generation. 42-61 - Henrik Esbensen, Ernest S. Kuh:
A performance-driven IC/MCM placement algorithm featuring explicit design space exploration. 62-80
Volume 2, Number 2, April 1997
- Yann-Rue Lin, Cheng-Tsung Hwang, Allen C.-H. Wu:
Scheduling techniques for variable voltage low power designs. 81-97 - Franco Fummi, U. Rovati, Donatella Sciuto:
Functional design for testability of control-dominated architectures. 98-122 - Maciek Kormicki, Ausif Mahmood, Bradley S. Carlson:
Parallel logic simulation on a network of workstations using parallel virtual machine. 123-134 - Cheng-Hsing Yang, Chia-Chun Tsai, Jan-Ming Ho, Sao-Jie Chen:
Hmap: a fast mapper for EPGAs using extended GBDD hash tables. 135-150 - Wai-Kei Mak, D. F. Wong:
Board-level multiterminal net routing for FPGA-based logic emulation. 151-167 - Andrew B. Kahng, Sudhakar Muddu:
Analysis of RC interconnections under ramp input. 168-192
Volume 2, Number 3, April 1997
- Luca Benini, Giovanni De Micheli:
A survey of Boolean matching techniques for library binding. 193-226 - Mark C. Johnson, Kaushik Roy:
Datapath scheduling with multiple supply voltages and level converters. 227-248 - Hakan Yalcin, John P. Hayes:
Event propagation conditions in circuit delay computation. 249-280 - Paul J. Thadikaran, Sreejit Chakravarty, Janak H. Patel:
Algorithms to compute bridging fault coverage of IDDQ test sets. 281-305
Volume 2, Number 4, October 1997
- Min Xu, Fadi J. Kurdahi:
Layout-driven RTL binding techniques for high-level synthesis using accurate estimators. 312-343 - Michael Münch, Norbert Wehn, Manfred Glesner:
An efficient ILP-based scheduling algorithm for control-dominated VHDL descriptions. 344-364 - Laurent Freund, Michel Israël, Frédéric Rousseau, J. M. Bergé, Michel Auguin, Cécile Belleudy, Guy Gogniat:
A codesign experiment in acoustic echo cancellation GMDF. 365-383 - Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nicolau:
Memory data organization for improved cache performance in embedded processor applications. 384-409 - Hiroyuki Tomiyama, Hiroto Yasuura:
Code placement techniques for cache miss rate reduction. 410-429
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-11-14 22:26 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
