Laurent Brunet

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Xavier Garros

> Home > Persons > Laurent Brunet

Publications

2022
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsit/FrutuosoGBBLSLF22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/FrutuosoGBBLSLF22
Tadeu Mota Frutuoso, Xavier Garros, Perrine Batude, Laurent Brunet, Joris Lacord, Benoit Sklénard, V. Lapras, Claire Fenouillet-Béranger, M. Ribotta, A. Magalhaes-Lucas, J. Kanyandekwe, R. Kies, G. Romano, Edoardo Catapano, Mikaël Cassé, Jose Lugo-Alvarez, Philippe Ferrari, Fred Gaillard:
Methodology for Active Junction Profile Extraction in thin film FD-SOI Enabling performance driver identification in 500°C devices for 3D sequential integration. VLSI Technology and Circuits 2022: 332-333
2021
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/irps/FrutuosoLGBLGCC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/irps/FrutuosoLGBLGCC21
Tadeu Mota Frutuoso, Jose Lugo-Alvarez, Xavier Garros, Laurent Brunet, Joris Lacord, Louis Gerrer, Mikaël Cassé, Edoardo Catapano, Claire Fenouillet-Béranger, François Andrieu, Fred Gaillard, Philippe Ferrari:
Impact of spacer interface charges on performance and reliability of low temperature transistors for 3D sequential integration. IRPS 2021: 1-5
2017
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/essderc/MicoutRGCCPLRFB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/MicoutRGCCPLRFB17
Jessy Micout, Quentin Rafhay, Xavier Garros, Mikaël Cassé, Jean Coignus, Luca Pasini, Cao-Minh Vincent Lu, Nils Rambal, Claire Fenouillet-Béranger, Laurent Brunet, G. Romano, R. Gassilloud, Perrine Batude, Maud Vinet, Gérard Ghibaudo:
Precise EOT regrowth extraction enabling performance analysis of low temperature extension first devices. ESSDERC 2017: 144-147
2014
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/essderc/Fenouillet-BerangerPBNCGTRLDPBDGMV14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/Fenouillet-BerangerPBNCGTRLDPBDGMV14
Claire Fenouillet-Béranger, Bernard Previtali, Perrine Batude, F. Nemouchi, Mikaël Cassé, Xavier Garros, L. Tosti, Nils Rambal, Dominique Lafond, H. Dansas, L. Pasini, Laurent Brunet, Fabien Deprat, M. Gregoire, M. Mellier, Maud Vinet:
FDSOI bottom MOSFETs stability versus top transistor thermal budget featuring 3D monolithic integration. ESSDERC 2014: 110-113

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.