


default search action
César Fuguet Tortolero
Person information
Refine list

refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2025
 [c16]Zexin Fu [c16]Zexin Fu , Riccardo Tedeschi , Riccardo Tedeschi , Gianmarco Ottavi , Gianmarco Ottavi , Nils Wistoff , Nils Wistoff , César Fuguet , César Fuguet , Davide Rossi , Davide Rossi , Luca Benini , Luca Benini : :
 Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution. CF 2025: 12-20
 [c15]Eduardo Tomasi [c15]Eduardo Tomasi , César Fuguet , César Fuguet , Christian Fabre , Christian Fabre , Frédéric Pétrot: , Frédéric Pétrot:
 Hardware-Software Co-Design for Supporting Shared Distributed Virtual Memory. CF (Companion) 2025: 58-61
 [i2]Riccardo Tedeschi, Gianmarco Ottavi, Côme Allart, Nils Wistoff, Zexin Fu, Filippo Grillotti, Fabio De Ambroggi, Elio Guidetti, Jean-Baptiste Rigaud, Olivier Potin, Jean-Roch Coulon, César Fuguet, Luca Benini, Davide Rossi: [i2]Riccardo Tedeschi, Gianmarco Ottavi, Côme Allart, Nils Wistoff, Zexin Fu, Filippo Grillotti, Fabio De Ambroggi, Elio Guidetti, Jean-Baptiste Rigaud, Olivier Potin, Jean-Roch Coulon, César Fuguet, Luca Benini, Davide Rossi:
 CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture. CoRR abs/2505.03762 (2025)
 [i1]Zexin Fu, Riccardo Tedeschi, Gianmarco Ottavi, Nils Wistoff, César Fuguet, Davide Rossi, Luca Benini: [i1]Zexin Fu, Riccardo Tedeschi, Gianmarco Ottavi, Nils Wistoff, César Fuguet, Davide Rossi, Luca Benini:
 Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution. CoRR abs/2505.24363 (2025)
- 2024
 [j2]Eric Guthmuller [j2]Eric Guthmuller , César Fuguet , César Fuguet , Andrea Bocco , Andrea Bocco , Jérôme Fereyre , Jérôme Fereyre , Riccardo Alidori , Riccardo Alidori , Ihsane Tahir , Ihsane Tahir , Yves Durand , Yves Durand : :
 Xvpfloat: RISC-V ISA Extension for Variable Extended Precision Floating Point Computation. IEEE Trans. Computers 73(7): 1683-1697 (2024)
 [c14]Davy Million, Noelia Oliete-Escuín, César Fuguet: [c14]Davy Million, Noelia Oliete-Escuín, César Fuguet:
 Breaking the Memory Wall with a Flexible Open-Source L1 Data-Cache. DATE 2024: 1-2
 [c13]César Fuguet [c13]César Fuguet , Eric Guthmuller, Andrea Bocco, Jérôme Fereyre, Adrian Evans, Yves Durand: , Eric Guthmuller, Andrea Bocco, Jérôme Fereyre, Adrian Evans, Yves Durand:
 A Variable and Extended Precision (VRP) Accelerator and its 22 nm SoC Implementation. DCIS 2024: 1-6
 [c12]Adrian Evans [c12]Adrian Evans , César Fuguet , César Fuguet , Davy Million , Davy Million : :
 OpenSource Heterogeneous Chiplet-based Computing Architectures. ICCAD 2024: 54:1-54:8
 [c11]Eduardo Tomasi, César Fuguet, Christian Fabre, Frédéric Pétrot: [c11]Eduardo Tomasi, César Fuguet, Christian Fabre, Frédéric Pétrot:
 Page size exploration for RISC-V systems: the case for HPC. RSP 2024: 49-55
- 2023
 [c10]César Fuguet Tortolero [c10]César Fuguet Tortolero : :
 HPDcache: Open-Source High-Performance L1 Data Cache for RISC-V Cores. CF 2023: 377-378
- 2022
 [c9]Yves Durand, Eric Guthmuller [c9]Yves Durand, Eric Guthmuller , César Fuguet Tortolero , César Fuguet Tortolero , Jérôme Fereyre, Andrea Bocco, Riccardo Alidori: , Jérôme Fereyre, Andrea Bocco, Riccardo Alidori:
 Accelerating Variants of the Conjugate Gradient with the Variable Precision Processor. ARITH 2022: 51-57
- 2021
 [j1]Pascal Vivet [j1]Pascal Vivet , Eric Guthmuller , Eric Guthmuller , Yvain Thonnart , Yvain Thonnart , Gaël Pillonnet , Gaël Pillonnet , César Fuguet Tortolero , César Fuguet Tortolero , Ivan Miro-Panades , Ivan Miro-Panades , Guillaume Moritz, Jean Durupt, Christian Bernard, Didier Varreau, Julian J. H. Pontes , Guillaume Moritz, Jean Durupt, Christian Bernard, Didier Varreau, Julian J. H. Pontes , Sébastien Thuries, David Coriat, Michel Harrand , Sébastien Thuries, David Coriat, Michel Harrand , Denis Dutoit, Didier Lattard, Lucile Arnaud, Jean Charbonnier , Denis Dutoit, Didier Lattard, Lucile Arnaud, Jean Charbonnier , Perceval Coudrain , Perceval Coudrain , Arnaud Garnier, Frédéric Berger, Alain Gueugnot, Alain Greiner, Quentin L. Meunier , Arnaud Garnier, Frédéric Berger, Alain Gueugnot, Alain Greiner, Quentin L. Meunier , Alexis Farcy, Alexandre Arriordaz , Alexis Farcy, Alexandre Arriordaz , Séverine Cheramy , Séverine Cheramy , Fabien Clermidy: , Fabien Clermidy:
 IntAct: A 96-Core Processor With Six Chiplets 3D-Stacked on an Active Interposer With Distributed Interconnects and Integrated Power Management. IEEE J. Solid State Circuits 56(1): 79-97 (2021)
 [c8]Valentin Egloff [c8]Valentin Egloff , Jean-Philippe Noel, Maha Kooli, Bastien Giraud, Lorenzo Ciampolini, Roman Gauchi , Jean-Philippe Noel, Maha Kooli, Bastien Giraud, Lorenzo Ciampolini, Roman Gauchi , César Fuguet Tortolero , César Fuguet Tortolero , Eric Guthmuller , Eric Guthmuller , Mathieu Moreau , Mathieu Moreau , Jean-Michel Portal: , Jean-Michel Portal:
 Storage Class Memory with Computing Row Buffer: A Design Space Exploration. DATE 2021: 1-6
- 2020
 [c7]Yvain Thonnart [c7]Yvain Thonnart , Stéphane Bernabé, Jean Charbonnier, Christian Bernard, David Coriat, César Fuguet Tortolero , Stéphane Bernabé, Jean Charbonnier, Christian Bernard, David Coriat, César Fuguet Tortolero , Pierre Tissier, Benoît Charbonnier, Stéphane Malhouitre, Damien Saint-Patrice, Myriam Assous, Aditya Narayan , Pierre Tissier, Benoît Charbonnier, Stéphane Malhouitre, Damien Saint-Patrice, Myriam Assous, Aditya Narayan , Ayse K. Coskun , Ayse K. Coskun , Denis Dutoit, Pascal Vivet: , Denis Dutoit, Pascal Vivet:
 POPSTAR: a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems. DATE 2020: 1456-1461
 [c6]Pascal Vivet [c6]Pascal Vivet , Eric Guthmuller , Eric Guthmuller , Yvain Thonnart , Yvain Thonnart , Gaël Pillonnet , Gaël Pillonnet , Guillaume Moritz, Ivan Miro-Panades, César Fuguet Tortolero , Guillaume Moritz, Ivan Miro-Panades, César Fuguet Tortolero , Jean Durupt, Christian Bernard, Didier Varreau, Julian J. H. Pontes, Sébastien Thuries, David Coriat, Michel Harrand, Denis Dutoit, Didier Lattard, Lucile Arnaud, Jean Charbonnier, Perceval Coudrain , Jean Durupt, Christian Bernard, Didier Varreau, Julian J. H. Pontes, Sébastien Thuries, David Coriat, Michel Harrand, Denis Dutoit, Didier Lattard, Lucile Arnaud, Jean Charbonnier, Perceval Coudrain , Arnaud Garnier, Frédéric Berger, Alain Gueugnot, Alain Greiner, Quentin L. Meunier, Alexis Farcy, Alexandre Arriordaz, Séverine Cheramy, Fabien Clermidy: , Arnaud Garnier, Frédéric Berger, Alain Gueugnot, Alain Greiner, Quentin L. Meunier, Alexis Farcy, Alexandre Arriordaz, Séverine Cheramy, Fabien Clermidy:
 2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm2 Inter-Chiplet Interconnects and 156mW/mm2@ 82%-Peak-Efficiency DC-DC Converters. ISSCC 2020: 46-48
2010 – 2019
- 2019
 [c5]Aditya Narayan [c5]Aditya Narayan , Yvain Thonnart , Yvain Thonnart , Pascal Vivet, César Fuguet Tortolero , Pascal Vivet, César Fuguet Tortolero , Ayse K. Coskun: , Ayse K. Coskun:
 WAVES: Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs. DATE 2019: 516-521
- 2018
 [c4]Eric Guthmuller [c4]Eric Guthmuller , César Fuguet Tortolero , César Fuguet Tortolero , Pascal Vivet , Pascal Vivet , Christian Bernard, Ivan Miro Panades, Jean Durupt, E. Beignc, Didier Lattard, Séverine Cheramy, Alain Greiner, Quentin L. Meunier, Pirouz Bazargan-Sabet: , Christian Bernard, Ivan Miro Panades, Jean Durupt, E. Beignc, Didier Lattard, Séverine Cheramy, Alain Greiner, Quentin L. Meunier, Pirouz Bazargan-Sabet:
 A 29 Gops/Watt 3D-Ready 16-Core Computing Fabric with Scalable Cache Coherent Architecture Using Distributed L2 and Adaptive L3 Caches. ESSCIRC 2018: 318-321
- 2017
 [c3]Julie Dumas, Eric Guthmuller [c3]Julie Dumas, Eric Guthmuller , César Fuguet Tortolero, Frédéric Pétrot: , César Fuguet Tortolero, Frédéric Pétrot:
 A Method for Fast Evaluation of Sharing Set Management Strategies in Cache Coherence Protocols. ARCS 2017: 111-123
 [c2]Yves Durand, Christian Bernard, Romain Lemaire, César Fuguet Tortolero [c2]Yves Durand, Christian Bernard, Romain Lemaire, César Fuguet Tortolero , Emilie Garat: , Emilie Garat:
 A Programmable Inbound Transfer Processor for Active Messages in Embedded Multicore Systems. DSD 2017: 192-197
 [c1]Julie Dumas, Eric Guthmuller [c1]Julie Dumas, Eric Guthmuller , César Fuguet Tortolero, Frédéric Pétrot: , César Fuguet Tortolero, Frédéric Pétrot:
 Trace-driven exploration of sharing set management strategies for cache coherence in manycores. NEWCAS 2017: 77-80
- 2015
 [b1]César Fuguet Tortolero: [b1]César Fuguet Tortolero:
 Introduction of Fault-Tolerance Mechanisms for Permanent Failures in Coherent Shared-Memory Many-Core Architectures. (Introduction de mécanismes de tolérance aux pannes franches dans les architectures de processeur « many-core » à mémoire partagée cohérente). Pierre and Marie Curie University, Paris, France, 2015
Coauthor Index

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from  to the list of external document links (if available).
 to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the  of the Internet Archive (if available).
 of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from  ,
,  , and
, and  to record detail pages.
 to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from  and
 and  to record detail pages.
 to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from  .
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-09-09 03:14 CEST by the dblp team
 all metadata released as open data under CC0 1.0 license
 all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint


 Google
Google Google Scholar
Google Scholar Semantic Scholar
Semantic Scholar Internet Archive Scholar
Internet Archive Scholar CiteSeerX
CiteSeerX ORCID
ORCID







